
corstone1000

Arm Limited

Jul 04, 2024

CONTENTS

1 Disclaimer

1

DISCLAIMER

Arm reference solutions are Arm public example software projects that track and pull upstream components, incorporating their respective security fixes published over time. Arm partners are responsible for ensuring that the components they use contain all the required security fixes, if and when they deploy a product derived from Arm reference solutions.

1.1 Software architecture

1.1.1 Arm Corstone-1000

Arm Corstone-1000 is a reference solution for IoT devices. It is part of Total Solution for IoT which consists of hardware and software reference implementation.


Corstone-1000 software plus hardware reference solution is PSA Level-2 ready certified ([PSA L2 Ready](#)) as well as System Ready IR certified ([SRIR cert](#)). More information on the Corstone-1000 subsystem product and design can be found at: [Arm corstone1000 Software](#) and [Arm corstone1000 Technical Overview](#).

This readme explicitly focuses on the software part of the solution and provides internal details on the software components. The reference software package of the platform can be retrieved following instructions present in the user-guide document.

1.1.2 Design Overview

The software architecture of Corstone-1000 platform is a reference implementation of Platform Security Architecture (PSA) which provides framework to build secure IoT devices.

The base system architecture of the platform is created from three different types of systems: Secure Enclave, Host and External System. Each subsystem provides different functionality to overall SoC.



The Secure Enclave System, provides PSA Root of Trust (RoT) and cryptographic functions. It is based on an Cortex-M0+ processor, CC312 Cryptographic Accelerator and peripherals, such as watchdog and secure flash. Software running on the Secure Enclave is isolated via hardware for enhanced security. Communication with the Secure Enclave is achieved using Message Handling Units (MHUs) and shared memory. On system power on, the Secure Enclave boots first. Its software comprises of a ROM code (TF-M BL1), MCuboot BL2, and TrustedFirmware-M (TF-M) as runtime software. The software design on Secure Enclave follows Firmware Framework for M class processor (FF-M) specification.

The Host System is based on ARM Cortex-A35 processor with standardized peripherals to allow for the booting of a Linux OS. The Cortex-A35 has the TrustZone technology that allows secure and non-secure security states in the processor. The software design in the Host System follows Firmware Framework for A class processor (FF-A) specification. The boot process follows Trusted Boot Base Requirement (TBBR). The Host Subsystem is taken out of reset by the Secure Enclave system during its final stages of the initialization. The Host subsystem runs FF-A Secure Partitions (based on [Trusted Services](#)) and OPTEE-OS (OPTEE-OS) in the secure world, and U-Boot (U-Boot repo) and linux (linux repo) in the non-secure world. The communication between non-secure and the secure world is performed via FF-A messages.

An external system is intended to implement use-case specific functionality. The system is based on Cortex-M3 and run RTX RTOS. Communication between the external system and Host (Cortex-A35) can be performed using MHU


as transport mechanism. The current software release supports switching on and off the external system. Support for OpenAMP-based communication is under development.

Overall, the Corstone-1000 architecture is designed to cover a range of Power, Performance, and Area (PPA) applications, and enable extension for use-case specific applications, for example, sensors, cloud connectivity, and edge computing.

1.1.3 Secure Boot Chain

For the security of a device, it is essential that only authorized software should run on the device. The Corstone-1000 boot uses a Secure Boot Chain process where an already authenticated image verifies and loads the following software in the chain. For the boot chain process to work, the start of the chain should be trusted, forming the Root of Trust (RoT) of the device. The RoT of the device is immutable in nature and encoded into the device by the device owner before it is deployed into the field. In Corstone-1000, the content of the ROM and CC312 OTP (One Time Programmable) memory forms the RoT.

Verification of an image can happen either by comparing the computed and stored hashes, or by checking the signature of the image if the image is signed.



It is a lengthy chain to boot the software on Corstone-1000. On power on, the Secure Enclave starts executing BL1_1

code from the ROM which is the RoT of the device. The BL1_1 is the immutable bootloader of the system, it handles the provisioning on the first boot, hardware initialization and verification of the next stage.

The BL1_2 code, hashes and keys are written into the OTP during the provisioning. The next bootstage is the BL1_2 which is copied from the OTP into the RAM. The BL1_1 also compares the BL1_2 hash with the hash saved to the OTP. The BL1_2 verifies and transfers control to the next bootstage which is the BL2. During the verification, the BL1_2 compares the BL2 image's computed hash with the BL2 hash in the OTP. The BL2 is MCUBoot in the system. BL2 can provision additional keys on the first boot and it authenticates the initial bootloader of the host (Host TF-A BL2) and TF-M by checking the signatures of the images. The MCUBoot handles the image verification the following way:

- Load image from a non-volatile memory to dynamic RAM.
- The public key present in the image header is validated by comparing with the hash. Depending on the image, the hash of the public key is either stored in the OTP or part of the software which is being already verified in the previous stages.
- The image is validated using the public key.

The execution control is passed to TF-M after the verification. TF-M being the runtime executable of the Secure Enclave which initializes itself and, at the end, brings the host CPU out of rest.

The TF-M BL1 design details and reasoning can be found in the [TF-M design documents](#).

The Corstone-1000 has some differences compared to this design due to memory (OTP/ROM) limitations:


- The provisioning bundle that contains the BL1_2 code is located in the ROM. This means the BL1_2 cannot be updated during provisioning time.
- The BL1_1 handles most of the hardware initialization instead of the BL1_2. This results in a bigger BL1_1 code size than needed.
- The BL1_2 does not use the post-quantum LMS verification. The BL2 is verified by comparing the computed hash to the hash which is stored in the OTP. This means the BL2 is not updatable.

The host follows the boot standard defined in the [TBRR](#) to authenticate the secure and non-secure software.

For UEFI Secure Boot, authenticated variables can be accessed from the secure flash. The feature has been integrated in U-Boot, which authenticates the images as per the UEFI specification before executing them.

1.1.4 Secure Services

Corstone-1000 is unique in providing a secure environment to run a secure workload. The platform has TrustZone technology in the Host subsystem but it also has hardware isolated Secure Enclave environment to run such secure workloads. In Corstone-1000, known Secure Services such as Crypto, Protected Storage, Internal Trusted Storage and Attestation are available via PSA Functional APIs in TF-M. There is no difference for a user communicating to these services which are running on a Secure Enclave instead of the secure world of the host subsystem. The below diagram presents the data flow path for such calls.




The SE Proxy SP (Secure Enclave Proxy Secure Partition) is a proxy partition managed by OPTEE which forwards such calls to the Secure Enclave. The solution relies on the [RSE communication protocol](#) which is a lightweight serialization of the `psa_call()` API. It can use shared memory and MHU interrupts as a doorbell for communication between two cores but currently the whole message is forwarded through the MHU channels in Corstone-1000. Corstone-1000 implements isolation level 2. Cortex-M0+ MPU (Memory Protection Unit) is used to implement isolation level 2.

For a user to define its own secure service, both the options of the host secure world or secure enclave are available. It's a trade-off between lower latency vs higher security. Services running on a Secure Enclave are secure by real hardware isolation but have a higher latency path. In the second scenario, the services running on the secure world of the host subsystem have lower latency but virtual hardware isolation created by TrustZone technology.


1.1.5 Secure Firmware Update

Apart from always booting the authorized images, it is also essential that the device only accepts the authorized (signed) images in the firmware update process. Corstone-1000 supports OTA (Over the Air) firmware updates and follows Platform Security Firmware Update specification (FWU).

As standardized into [FWU](#), the external flash is divided into two banks of which one bank has currently running images and the other bank is used for staging new images. There are four updatable units, i.e. Secure Enclave's BL2 and TF-M, and Host's FIP (Firmware Image Package) and Kernel Image (the `initramfs` bundle). The new images are accepted in the form of a UEFI capsule.




When Firmware update is triggered, U-Boot verifies the capsule by checking the capsule signature, version number and size. Then it signals the Secure Enclave that can start writing UEFI capsule into the flash. Once this operation finishes, Secure Enclave resets the entire system. The Metadata Block in the flash has the below firmware update state machine. TF-M runs an OTA service that is responsible for accepting and updating the images in the flash. The communication between the UEFI Capsule update subsystem and the OTA service follows the same data path explained above. The OTA service writes the new images to the passive bank after successful capsule verification. It changes the state of the system to trial state and triggers the reset. Boot loaders in Secure Enclave and Host read the Metadata block to get the information on the boot bank. In the successful trial stage, the acknowledgment from the host moves the state of the system from trial to regular. Any failure in the trial stage or system hangs leads to a system reset. This is made sure by the use of watchdog hardware. The Secure Enclave's BL1 has the logic to identify multiple resets and eventually switch back to the previous good bank. The ability to revert to the previous bank is crucial to guarantee the availability of the device.



1.1.6 UEFI Runtime Support in U-Boot

Implementation of UEFI boottime and runtime APIs require variable storage. In Corstone-1000, these UEFI variables are stored in the Protected Storage service. The below diagram presents the data flow to store UEFI variables. The U-Boot implementation of the UEFI subsystem uses the U-Boot FF-A driver to communicate with the SMM Service in the secure world. The backend of the SMM service uses the proxy PS from the SE Proxy SP. From there on, the PS calls are forwarded to the Secure Enclave as explained above.



1.1.7 References

[ARM corstone1000 Search](#)

[Arm security features](#)

Copyright (c) 2022-2023, Arm Limited. All rights reserved.

1.2 User Guide: Build & run the software

1.2.1 Notice

The Corstone-1000 software stack uses the [Yocto Project](#) to build a tiny Linux distribution suitable for the Corstone-1000 platform (kernel and iniramfs filesystem less than 5 MB on the flash). The Yocto Project relies on the [Bitbake](#) tool as its build tool. Please see [Yocto Project documentation](#) for more information.

1.2.2 Prerequisites

This guide assumes that your host machine is running Ubuntu 20.04 LTS, with at least 32GB of free disk space and 16GB of RAM as minimum requirement.

The following prerequisites must be available on the host system:

- Git 1.8.3.1 or greater
- tar 1.28 or greater
- Python 3.8.0 or greater.
- gcc 8.0 or greater.
- GNU make 4.0 or greater

Please follow the steps described in the Yocto mega manual:

- [Compatible Linux Distribution](#)
- [Build Host Packages](#)

1.2.3 Targets

- [Arm Corstone-1000 Ecosystem FVP \(Fixed Virtual Platform\)](#)
- [Arm Corstone-1000 for MPS3](#)

1.2.4 Yocto stable branch

Corstone-1000 software stack is built on top of Yocto scarthgap.

1.2.5 Provided components

Within the Yocto Project, each component included in the Corstone-1000 software stack is specified as a [bitbake recipe](#). The recipes specific to the Corstone-1000 BSP are located at: `<_workspace>/meta-arm/meta-arm-bsp/`.

The Yocto machine config files for the Corstone-1000 FVP and FPGA targets are:

- `<_workspace>/meta-arm/meta-arm-bsp/conf/machine/include/corstone1000.inc`
- `<_workspace>/meta-arm/meta-arm-bsp/conf/machine/corstone1000-fvp.conf`
- `<_workspace>/meta-arm/meta-arm-bsp/conf/machine/corstone1000-mps3.conf`

NOTE: All the paths stated in this document are absolute paths.

Software for Host

Trusted Firmware-A

Based on [Trusted Firmware-A](#)

bbap- pend	<code><_workspace>/meta-arm/meta-arm-bsp/recipes-bsp/trusted-firmware-a/trusted-firmware-a_%.bbappend</code>
Recipe	<code><_workspace>/meta-arm/meta-arm/recipes-bsp/trusted-firmware-a/trusted-firmware-a_2.10.4.bb</code>

OP-TEE

Based on [OP-TEE](#)

bbappend	<_workspace>/meta-arm/meta-arm-bsp/recipes-security/optee/optee-os_4.%.bbappend
Recipe	<_workspace>/meta-arm/meta-arm/recipes-security/optee/optee-os_4.1.0.bb

U-Boot

Based on [U-Boot](#) repo

bbappend	<_workspace>/meta-arm/meta-arm/recipes-bsp/u-boot/u-boot_%.bbappend
bbappend	<_workspace>/meta-arm/meta-arm-bsp/recipes-bsp/u-boot/u-boot_%.bbappend
Recipe	<_workspace>/meta-arm/meta-arm-bsp/recipes-bsp/u-boot/u-boot_2023.07.02.bb

Linux

The distro is based on the [poky-tiny](#) distribution which is a Linux distribution stripped down to a minimal configuration.

The provided distribution is based on busybox and built using musl libc. The recipe responsible for building a tiny version of Linux is listed below.

bbappend	<_workspace>/meta-arm/meta-arm-bsp/recipes-kernel/linux/linux-yocto_%.bbappend
Recipe	<_workspace>/poky/meta/recipes-kernel/linux/linux-yocto_6.6.bb
defconfig	<_workspace>/meta-arm/meta-arm-bsp/recipes-kernel/linux/files/corstone1000/defconfig

Software for Boot Processor (a.k.a Secure Enclave)

Based on [Trusted Firmware-M](#)

bbappend	<_workspace>/meta-arm/meta-arm-bsp/recipes-bsp/trusted-firmware-m/trusted-firmware-m_%.bbappend
Recipe	<_workspace>/meta-arm/meta-arm/recipes-bsp/trusted-firmware-m/trusted-firmware-m_2.0.0.bb

Software for the External System

RTX

Based on [RTX](#) RTOS

Recipe	<_workspace>/meta-arm/meta-arm-bsp/recipes-bsp/external-system/external-system_0.1.0.bb
--------	---

1.2.6 Building the software stack

Create a new folder that will be your workspace and will henceforth be referred to as `<_workspace>` in these instructions. To create the folder, run:

```
mkdir <_workspace>
cd <_workspace>
```

Corstone-1000 software is based on the Yocto Project which uses `kas` and `bitbake` commands to build the stack. `kas` version 4 is required. To install `kas`, run:

```
pip3 install kas
```

If ‘`kas`’ command is not found in command-line, please make sure the user installation directories are visible on `$PATH`. If you have `sudo` rights, try ‘`sudo pip3 install kas`’.

In the top directory of the workspace `<_workspace>`, run:

```
git clone https://git.yoctoproject.org/git/meta-arm -b CORSTONE1000-2024.06
```

To build a Corstone-1000 image for MPS3 FPGA, run:

```
kas build meta-arm/kas/corstone1000-mps3.yml:meta-arm/ci/debug.yml
```

Alternatively, to build a Corstone-1000 image for FVP, you need to accept the EULA at <https://developer.arm.com/downloads/-/arm-ecosystem-fvps/eula> by setting the `ARM_FVP_EULA_ACCEPT` environment variable as follows:

```
export ARM_FVP_EULA_ACCEPT="True"
```

then run:

```
kas build meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml
```

The initial clean build will be lengthy, given that all host utilities are to be built as well as the target images. This includes host executables (`python`, `cmake`, etc.) and the required toolchain(s).

Once the build is successful, all output binaries will be placed in the following folders:

- `<_workspace>/build/tmp/deploy/images/corstone1000-fvp/` folder for FVP build;
- `<_workspace>/build/tmp/deploy/images/corstone1000-mps3/` folder for FPGA build.

Everything apart from the Secure Enclave ROM firmware and External System firmware, is bundled into a single binary, the `corstone1000-flash-firmware-image-corstone1000-{mps3,fvp}.wic` file.


The output binaries run in the Corstone-1000 platform are the following:

- The Secure Enclave ROM firmware: `<_workspace>/build/tmp/deploy/images/corstone1000-{mps3,fvp}/bl1.bin`
- The External System firmware: `<_workspace>/build/tmp/deploy/images/corstone1000-{mps3,fvp}/es_flashfw.bin`
- The flash image: `<_workspace>/build/tmp/deploy/images/corstone1000-{mps3,fvp}/corstone1000-flash-firmware-image-corstone1000-{mps3,fvp}.wic`

1.2.7 Flash the firmware image on FPGA

The user should download the FPGA bit file image AN550: Arm® Corstone™-1000 for MPS3 Version 2.0 from [this link](#) and under the section Arm® Corstone™-1000 for MPS3. The download is available after logging in.

The directory structure of the FPGA bundle is shown below.



Depending upon the MPS3 board version (printed on the MPS3 board) you should update the images.txt file (in corresponding HBI0309x folder. Boardfiles/MB/HBI0309<board_revision>/AN550/images.txt) so that the file points to the images under SOFTWARE directory.

The images.txt file that is compatible with the latest version of the software stack can be seen below;

```

;
; *****
;           Preload port mapping                *
; *****
; PORT 0 & ADDRESS: 0x00_0000_0000 QSPI Flash (XNVM) (32MB)
; PORT 0 & ADDRESS: 0x00_8000_0000 OCVN (DDR4 2GB)
; PORT 1           Secure Enclave (M0+) ROM (64KB)
; PORT 2           External System 0 (M3) Code RAM (256KB)
; PORT 3           Secure Enclave OTP memory (8KB)
; PORT 4           CVM (4MB)
; *****
;
[IMAGES]
TOTALIMAGES: 3           ;Number of Images (Max: 32)

IMAGE0PORT: 1
IMAGE0ADDRESS: 0x00_0000_0000
IMAGE0UPDATE: RAM
  
```

(continues on next page)

(continued from previous page)

```

IMAGE0FILE: \SOFTWARE\b11.bin

IMAGE1PORT: 0
IMAGE1ADDRESS: 0x00_0000_0000
IMAGE1UPDATE: AUTOQSPI
IMAGE1FILE: \SOFTWARE\cs1000.bin

IMAGE2PORT: 2
IMAGE2ADDRESS: 0x00_0000_0000
IMAGE2UPDATE: RAM
IMAGE2FILE: \SOFTWARE\es0.bin

```

OUTPUT_DIR = <_workspace>/build/tmp/deploy/images/corstone1000-mps3

1. Copy b11.bin from OUTPUT_DIR directory to SOFTWARE directory of the FPGA bundle.
2. Copy es_flashfw.bin from OUTPUT_DIR directory to SOFTWARE directory of the FPGA bundle and rename the binary to es0.bin.
3. Copy corstone1000-flash-firmware-image-corstone1000-mps3.wic from OUTPUT_DIR directory to SOFTWARE directory of the FPGA bundle and rename the wic image to cs1000.bin.

NOTE: Renaming of the images are required because MCC firmware has limitation of 8 characters before .(dot) and 3 characters after .(dot).

Now, copy the entire folder to board's SDCard and reboot the board.

1.2.8 Running the software on FPGA

On the host machine, open 4 serial port terminals. In case of Linux machine it will be ttyUSB0, ttyUSB1, ttyUSB2, ttyUSB3 and it might be different on Windows machines.

- ttyUSB0 for MCC, OP-TEE and Secure Partition
- ttyUSB1 for Boot Processor (Cortex-M0+)
- ttyUSB2 for Host Processor (Cortex-A35)
- ttyUSB3 for External System Processor (Cortex-M3)

Run following commands to open serial port terminals on Linux:

```

sudo picocom -b 115200 /dev/ttyUSB0 # in one terminal
sudo picocom -b 115200 /dev/ttyUSB1 # in another terminal
sudo picocom -b 115200 /dev/ttyUSB2 # in another terminal.
sudo picocom -b 115200 /dev/ttyUSB3 # in another terminal.

```

NOTE: The MPS3 expects an ethernet cable to be plugged in, otherwise it will wait for the network for a considerable amount of time, printing the following logs:

```

Generic PHY 40100000.ethernet-ffffffffff:01: attached PHY driver (miibus:phy_
↪addr=40100000.ethernet-ffffffffff:01, irq=POLL)
smsc911x 40100000.ethernet eth0: SMSC911x/921x identified at 0xfffffff008e50000, IRQ: 17
Waiting up to 100 more seconds for network.

```

Once the system boot is completed, you should see console logs on the serial port terminals. Once the HOST(Cortex-A35) is booted completely, user can login to the shell using “root” login.

If system does not boot and only the ttyUSB1 logs are visible, please follow the steps in *Clean Secure Flash Before Testing (applicable to FPGA only)* under *SystemReady-IR tests* section. The previous image used in FPGA (MPS3) might have filled the Secure Flash completely. The best practice is to clean the secure flash in this case.

1.2.9 Running the software on FVP

An FVP (Fixed Virtual Platform) model of the Corstone-1000 platform must be available to run the Corstone-1000 FVP software image.

A Yocto recipe is provided and allows to download the latest supported FVP version.

The recipe is located at `<_workspace>/meta-arm/meta-arm/recipes-devtools/fvp/fvp-corstone1000.bb`

The latest supported Fixed Virtual Platform (FVP) version is 11_23.25 and is automatically downloaded and installed when using the `runfvp` command as detailed below. The FVP version can be checked by running the following command:

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c "../meta-arm/  
↳scripts/runfvp -- --version"
```

The FVP can also be manually downloaded from the [Arm Ecosystem FVPs](#) page. On this page, navigate to “Corstone IoT FVPs” section to download the Corstone-1000 platform FVP installer. Follow the instructions of the installer and setup the FVP.

To run the FVP using the `runfvp` command, please run the following command:

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c "../meta-arm/  
↳scripts/runfvp --terminals=xterm"
```

When the script is executed, three terminal instances will be launched, one for the boot processor (aka Secure Enclave) processing element and two for the Host processing element. Once the FVP is executing, the Boot Processor will start to boot, wherein the relevant memory contents of the `.wic` file are copied to their respective memory locations within the model, enforce firewall policies on memories and peripherals and then, bring the host out of reset.

The host will boot trusted-firmware-a, OP-TEE, U-Boot and then Linux, and present a login prompt (FVP `host_terminal_0`):

```
corstone1000-fvp login:
```

Login using the username root.

1.2.10 Using FVP on Windows or AArch64 Linux

The user should follow the build instructions in this document to build on a Linux host machine. Then, copy the output binaries to the Windows or AArch64 Linux machine where the FVP is located. Then, launch the FVP binary.

1.2.11 Security Issue Reporting

To report any security issues identified with Corstone-1000, please send an email to psirt@arm.com.

1.3 User Guide: Provided tests

1.3.1 SystemReady-IR tests

Testing steps

NOTE: Running the SystemReady-IR tests described below requires the user to work with USB sticks. In our testing, not all USB stick models work well with MPS3 FPGA. Here are the USB sticks models that are stable in our test environment.

- HP V165W 8 GB USB Flash Drive
- SanDisk Ultra 32GB Dual USB Flash Drive USB M3.0
- SanDisk Ultra 16GB Dual USB Flash Drive USB M3.0

NOTE: Before running each of the tests in this chapter, the user should follow the steps described in following section “Clean Secure Flash Before Testing” to erase the SecureEnclave flash cleanly and prepare a clean board environment for the testing.

Prepare EFI System Partition

Corstone-1000 FVP and FPGA do not have enough on-chip nonvolatile memory to host an EFI System Partition (ESP). Thus, Corstone-1000 uses mass storage device for ESP. The instructions below should be followed for both FVP and FPGA before running the ACS tests.

Common to FVP and FPGA:

```
kas build meta-arm/kas/corstone1000-{mps3, fvp}.yml:meta-arm/ci/debug.yml --target_
↳corstone1000-esp-image
```

Once the build is successful `corstone1000-esp-image-corstone1000-{mps3, fvp}.wic` will be available in either:

- `<_workspace>/build/tmp/deploy/images/corstone1000-fvp/` folder for FVP build;
- `<_workspace>/build/tmp/deploy/images/corstone1000-mps3/` folder for FPGA build.

Using ESP in FPGA:

Once the ESP is created, it needs to be flashed to a second USB drive different than ACS image. This can be done with the development machine. In the given example here we assume the USB device is `/dev/sdb` (the user should use `lsblk` command to confirm). Be cautious here and don't confuse your host machine own hard drive with the USB drive. Run the following commands to prepare the ACS image in USB stick:

```
sudo dd if=corstone1000-esp-image-corstone1000-mps3.wic of=/dev/sdb iflag=direct_
↳oflag=direct status=progress bs=512; sync;
```

Now you can plug this USB stick to the board together with ACS test USB stick.

Using ESP in FVP:

The ESP disk image once created will be used automatically in the Corstone-1000 FVP as the 2nd MMC card image. It will be used when the SystemReady-IR tests will be performed on the FVP in the later section.

Clean Secure Flash Before Testing (applicable to FPGA only)

To prepare a clean board environment with clean secure flash for the testing, the user should prepare an image that erases the secure flash cleanly during boot. Run following commands to build such image.

```
cd <_workspace>
git clone https://git.yoctoproject.org/git/meta-arm -b CORSTONE1000-2024.06
git clone https://git.gitlab.arm.com/arm-reference-solutions/systemready-patch.git -b_
↳CORSTONE1000-2024.06
cp -f systemready-patch/embedded-a/corstone1000/erase_flash/0001-embedded-a-corstone1000-
↳clean-secure-flash.patch meta-arm
cd meta-arm
git apply 0001-embedded-a-corstone1000-clean-secure-flash.patch
cd ..
kas build meta-arm/kas/corstone1000-mps3.yml:meta-arm/ci/debug.yml
```

Replace the bl1.bin and cs1000.bin files on the SD card with following files:

- The ROM firmware: <_workspace>/build/tmp/deploy/images/corstone1000-mps3/bl1.bin
- The flash image: <_workspace>/build/tmp/deploy/images/corstone1000-mps3/corstone1000-flash-firmware-image-corstone1000-mps3.wic

Now reboot the board. This step erases the Corstone-1000 SecureEnclave flash completely, the user should expect following message from TF-M log (can be seen in ttyUSB1):

```
!!!SECURE FLASH HAS BEEN CLEANED!!!
NOW YOU CAN FLASH THE ACTUAL CORSTONE1000 IMAGE
PLEASE REMOVE THE LATEST ERASE SECURE FLASH PATCH AND BUILD THE IMAGE AGAIN
```

Then the user should follow “Building the software stack” to build a clean software stack and flash the FPGA as normal. And continue the testing.


Run SystemReady-IR ACS tests

Architecture Compliance Suite (ACS) is used to ensure architectural compliance across different implementations of the architecture. Arm Enterprise ACS includes a set of examples of the invariant behaviors that are provided by a set of specifications for enterprise systems (For example: SBSA, SBBR, etc.), so that implementers can verify if these behaviours have been interpreted correctly.

The ACS image contains a BOOT partition. Following test suites and bootable applications are under BOOT partition:

- SCT
- FWTS
- BSA uefi
- BSA linux
- grub
- uefi manual capsule application

BOOT partition contains the following:



The BOOT partition is also used to store the test results. The results are stored in the `acs_results` folder.

NOTE: PLEASE ENSURE THAT the `acs_results` FOLDER UNDER THE BOOT PARTITION IS EMPTY BEFORE YOU START TESTING. OTHERWISE THE TEST RESULTS WILL NOT BE CONSISTENT.

FPGA instructions for ACS image

This section describes how the user can build and run Architecture Compliance Suite (ACS) tests on Corstone-1000.

First, the user should download the [Arm SystemReady ACS repository](#). This repository contains the infrastructure to build the Architecture Compliance Suite (ACS) and the bootable prebuilt images to be used for the certifications of SystemReady-IR. To download the repository, run command:

```
cd <_workspace>
git clone https://github.com/ARM-software/arm-systemready.git
```

Once the repository is successfully downloaded, the prebuilt ACS live image can be found in:

- `<_workspace>/arm-systemready/IR/prebuilt_images/v23.09_2.1.0/ir-acs-live-image-generic-arm64.wic.xz`

NOTE: This prebuilt ACS image includes v5.13 kernel, which doesn't provide USB driver support for Corstone-1000. The ACS image with newer kernel version and with full USB support for Corstone-1000 will be available in the next SystemReady release in this repository.

Then, the user should prepare a USB stick with ACS image. In the given example here, we assume the USB device is `/dev/sdb` (the user should use `lsblk` command to confirm). Be cautious here and don't confuse your host machine own hard drive with the USB drive. Run the following commands to prepare the ACS image in USB stick:

```
cd <_workspace>/arm-systemready/IR/prebuilt_images/v23.09_2.1.0
unxz ir-acs-live-image-generic-arm64.wic.xz
sudo dd if=ir-acs-live-image-generic-arm64.wic of=/dev/sdb iflag=direct oflag=direct \
↳ bs=1M status=progress; sync
```

Once the USB stick with ACS image is prepared, the user should make sure that ensure that both USB sticks (ESP and ACS image) are connected to the board, and then boot the board.

The FPGA will reset multiple times during the test, and it might take approx. 24-36 hours to finish the test.

NOTE: The USB stick which contains the ESP partition might cause grub to unable to find the bootable partition (only in the FPGA). If that's the case, please remove the USB stick and run the ACS tests. ESP partition can be mounted

after the platform is booted to linux at the end of the ACS tests.

FVP instructions for ACS image and run

The FVP has been integrated in the meta-arm-systemready layer so the running of the ACS tests can be handled automatically as follows

```
kas build meta-arm/ci/corstone1000-fvp.yml:meta-arm/ci/debug.yml:kas/arm-systemready-ir-  
↪acs.yml
```

The details of how this layer works can be found in : <_workspace>/meta-arm-systemready/README.md

NOTE: You can't use the standard meta-arm/kas/corstone1000-fvp.yml kas file as it sets the build up for only building firmware

NOTE: These test might take up to 1 day to finish

Common to FVP and FPGA

U-Boot should be able to boot the grub bootloader from the 1st partition and if grub is not interrupted, tests are executed automatically in the following sequence:

- SCT
- UEFI BSA
- FWTS

The results can be fetched from the *acs_results* folder in the BOOT partition of the USB stick (FPGA) / SD Card (FVP).

NOTE: The FVP uses the <_workspace>/build/tmp-glibc/work/corstone1000_fvp-oe-linux/arm-systemready-ir-acs/2.0.0/deploy-arm-systemready-ir-acs/arm-systemready-ir-acs-corstone1000-fvp.wic image if the meta-arm-systemready layer is used. The result can be checked in this image.

1.3.2 Manual capsule update and ESRT checks

The following section describes running manual capsule updates by going through a negative and positive test. Two capsules are needed to perform the positive and negative updates. The steps also show how to use the EFI System Resource Table (ESRT) to retrieve the installed capsule details.

In the positive test, a valid capsule is used and the platform boots correctly until the Linux prompt after the update. In the negative test, an outdated capsule is used that has a smaller version number. This capsule gets rejected because of being outdated and the previous firmware will be used instead.

Generating Capsules

A no-partition image is needed for the capsule generation. This image is created automatically during a clean Yocto build and it can be found in `build/tmp/ deploy/ images/ corstone1000- < fvp/ mps3 > / corstone1000- < fvp/ mps3 > _image. nopt`. A capsule is also automatically generated with U-Boot's `mkeficap` tool during the Yocto build that uses this `corstone1000- < fvp/ mps3 > _image. nopt`. The capsule's default metadata, that is passed to the `mkeficap` tool, can be found in the `meta- arm/ meta- arm- bsp/ recipes- bsp/ images/ corstone1000- flash- firmware- image. bb` and `meta- arm/ kas/ corstone1000- image- configuration. yaml` files. These data can be modified before the Yocto build if it is needed. It is assumed that the default values are used in the following steps.

The automatically generated capsule can be found in `build/tmp/ deploy/ images/ corstone1000- < fvp/ mps3 > / corstone1000- < fvp/ mps3 > -v6. uefi. capsule`. This capsule will be used as the positive capsule during the test in the following steps.

Generating Capsules Manually

If a new capsule has to be generated with different metadata after the build process, then it can be done manually by using the `u- boot- tools`'s `mkeficap` and the previously created `. nopt` image. The `mkeficap` tool is built automatically for the host machine during the Yocto build.

The negative capsule needs a lower `fw- version` than the positive capsule. For example if the host's architecture is `x86_64`, this can be generated by using the following command:

```
cd <_workspace>

./build/tmp/sysroots-components/x86_64/u-boot-tools-native/usr/bin/mkeficap --
↳monotonic-count 1 \
--private-key build/tmp/ deploy/ images/ corstone1000- < fvp/ mps3 > / corstone1000_ capsule_ key.
↳key \
--certificate build/tmp/ deploy/ images/ corstone1000- < fvp/ mps3 > / corstone1000_ capsule_ cert.
↳crt --index 1 --guid df1865d1-90fb-4d59-9c38-c9f2c1bba8cc \
--fw-version 5 build/tmp/ deploy/ images/ corstone1000- < fvp/ mps3 > / corstone1000- < fvp/ mps3 > _
↳image. nopt corstone1000- < fvp/ mps3 > -v5. uefi. capsule
```

This command will put the negative capsule to the `<_workspace>` directory.

Copying Capsules

Copying the FPGA capsules

The user should prepare a USB stick as explained in ACS image section *FPGA instructions for ACS image*. Place the generated `corstone1000- mps3- v<5/6>. uefi. capsule` files in the root directory of the boot partition in the USB stick. Note: As we are running the direct method, the `corstone1000- mps3- v<5/6>. uefi. capsule` files should not be under the `EFI/ UpdateCapsule` directory as this may or may not trigger the on disk method.

```
sudo cp <capsule path>/corstone1000-mps3-v6.uefi.capsule <mounting path>/BOOT/
sudo cp <capsule path>/corstone1000-mps3-v5.uefi.capsule <mounting path>/BOOT/
sync
```

Copying the FVP capsules

The ACS image should be used for the FVP as well. Downloaded and extract the image the same way as for the FPGA *FPGA instructions for ACS image*. Creating an USB stick with the image is not needed for the FVP.

After getting the ACS image, find the 1st partition's offset of the `ir-acs-live-image-generic-arm64.wic` image. The partition table can be listed using the `fdisk` tool.

```
fdisk -lu <path-to-img>/ir-acs-live-image-generic-arm64.wic
  Device                               Start      End Sectors  Size Type
  <path-to-img>/ir-acs-live-image-generic-arm64.wic1  2048  309247  307200  150M
↳Microsoft basic data
  <path-to-img>/ir-acs-live-image-generic-arm64.wic2 309248 1343339 1034092  505M
↳Linux filesystem
```

The first partition starts at the 2048th sector. This has to be multiplied by the sector size which is 512 so the offset is $2048 * 512 = 1048576$.

Next, mount the IR image using the previously calculated offset:

```
sudo mkdir /mnt/test
sudo mount -o rw,offset=<first_partition_offset> <path-to-img>/ir-acs-live-image-generic-
↳arm64.wic /mnt/test
```

Then, copy the capsules:

```
sudo cp <capsule path>/corstone1000-fvp-v6.uefi.capsule /mnt/test/
sudo cp <capsule path>/corstone1000-fvp-v5.uefi.capsule /mnt/test/
sync
```

Then, unmount the IR image:

```
sudo umount /mnt/test
```

Performing the capsule update

During this section we will be using the capsule with the higher version (`corstone1000-<fvp/mps3>-v6.uefi.capsule`) for the positive scenario and then the capsule with the lower version (`corstone1000-<fvp/mps3>-v5.uefi.capsule`) for the negative scenario. The two tests have to be done after each other in the correct order to make sure that the negative capsule will get rejected.

Running the FPGA with the IR prebuilt image

Insert the prepared USB stick which has the IR prebuilt image and two capsules, then Power cycle the MPS3 board.

Running the FVP with the IR prebuilt image

Run the FVP with the IR prebuilt image:

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c "../meta-arm/
↳scripts/runfvp --terminals=xterm -- -C board.msd_mmc.p_mmc_file=<path-to-img>/ir-acs-
↳live-image-generic-arm64.wic"
```

NOTE: <path-to-img> must start from the root directory. make sure there are no spaces before or after of “=”. board.msd_mmc.p_mmc_file=<path-to-img>/ir-acs-live-image-generic-arm64.wic. **NOTE:** Do not restart the FVP between the positive and negative test because it will start from a clean state.

Executing capsule update for FVP and FPGA

Wait until U-boot loads EFI from the ACS image stick and interrupt the EFI shell by pressing ESC when the following prompt is displayed in the Host terminal (ttyUSB2).

```
Press ESC in 4 seconds to skip startup.nsh or any other key to continue.
```

Then, type FS0: as shown below:

```
FS0:
```

Then start the CapsuleApp application. Use the positive capsule (corstone1000-<fvp/mps3>-v6.uefi.capsule) first.

```
EFI/BOOT/app/CapsuleApp.efi corstone1000-<fvp/mps3>-v6.uefi.capsule
```

The capsule update will be started.

NOTE: On the FVP it takes around 15-30 minutes, on the FPGA it takes less time.

After successfully updating the capsule the system will reset. Make sure the Corstone-1000's Poky Distro is booted after the reset so the ESRT can be checked. It is described in the *Select Corstone-1000 Linux kernel boot* section how to boot the Poky distro after the capsule update. The *Positive scenario* sections describes how the result should be inspected. After the result is checked, the system can be rebooted with the `reboot` command in the Host terminal (ttyUSB2).

Interrupt the EFI shell again and now start the capsule update with the negative capsule:

```
EFI/BOOT/app/CapsuleApp.efi corstone1000-<fvp/mps3>-v5.uefi.capsule
```

The command above should fail and in the TF-M logs the following message should appear:

```
ERROR: flash_full_capsule: version error
```

Then, reboot manually:

```
Shell> reset
```

Make sure the Corstone-1000's Poky Distro is booted again (*Select Corstone-1000 Linux kernel boot*) in order to check the results *Negative scenario*.

Select Corstone-1000 Linux kernel boot

Interrupt the U-Boot shell.

```
Hit any key to stop autoboot:
```

Run the following commands in order to run the Corstone-1000 Linux kernel and being able to check the ESRT table.

NOTE: Otherwise, the execution ends up in the ACS live image.

```
$ unzip $kernel_addr 0x90000000
$ loadm 0x90000000 $kernel_addr_r $filesize
$ bootefi $kernel_addr_r $fdtcontroladdr
```

Capsule update status

Positive scenario

In the positive case scenario, the software stack copies the capsule to the External Flash, which is shared between the Secure Enclave and Host, then a reboot is triggered. The TF-M accepts the capsule. The user should see following TF-M log in the Secure Enclave terminal (ttyUSB1) before the system reboots automatically, indicating the new capsule image is successfully applied, and the board boots correctly.

```
...
SysTick_Handler: counted = 10, expiring on = 360
SysTick_Handler: counted = 20, expiring on = 360
SysTick_Handler: counted = 30, expiring on = 360
...
metadata_write: success: active = 1, previous = 0
flash_full_capsule: exit
corstone1000_fwu_flash_image: exit: ret = 0
...
```

And after the reboot:

```
...
fmp_set_image_info:133 Enter
FMP image update: image id = 0
FMP image update: status = 0version=6 last_attempt_version=6.
fmp_set_image_info:157 Exit.
corstone1000_fwu_host_ack: exit: ret = 0
...
```

It's possible to check the content of the ESRT table after the system fully boots.

In the Linux command-line run the following:

```
# cd /sys/firmware/efi/esrt/entries/entry0
# cat *

0x0
989f3a4e-46e0-4cd0-9877-a25c70c01329
0
```

(continues on next page)

(continued from previous page)

```
6
0
6
0
```

```
capsule_flags: 0x0
fw_class: 989f3a4e-46e0-4cd0-9877-a25c70c01329
fw_type: 0
fw_version: 6
last_attempt_status: 0
last_attempt_version: 6
lowest_supported_fw_ver: 0
```

Negative scenario

In the negative case scenario (rollback the capsule version), the TF-M detects that the new capsule's version number is smaller than the current version. The capsule is rejected because of this. The user should see appropriate logs in the Secure Enclave terminal (ttyUSB1) before the system reboots itself.

```
...
uefi_capsule_retrieve_images: image 0 at 0xa0000070, size=15654928
uefi_capsule_retrieve_images: exit
flash_full_capsule: enter: image = 0x0xa0000070, size = 7764541, version = 5
ERROR: flash_full_capsule: version error
private_metadata_write: enter: boot_index = 1
private_metadata_write: success
fmp_set_image_info:133 Enter
FMP image update: image id = 0
FMP image update: status = 1version=6 last_attempt_version=5.
fmp_set_image_info:157 Exit.
corstone1000_fwu_flash_image: exit: ret = -1
fmp_get_image_info:232 Enter
pack_image_info:207 ImageInfo size = 105, ImageName size = 34, ImageVersionName
size = 36
fmp_get_image_info:236 Exit
...
```

If capsule pass initial verification, but fails verifications performed during boot time, Secure Enclave will try new images predetermined number of times (defined in the code), before reverting back to the previous good bank.

```
...
metadata_write: success: active = 0, previous = 1
fwu_select_previous: in regular state by choosing previous active bank
...
```

It's possible to check the content of the ESRT table after the system fully boots.

In the Linux command-line run the following:

```
# cd /sys/firmware/efi/esrt/entries/entry0
# cat *

0x0
989f3a4e-46e0-4cd0-9877-a25c70c01329
0
6
1
5
0
```

```
capsule_flags: 0x0
fw_class: 989f3a4e-46e0-4cd0-9877-a25c70c01329
fw_type: 0
fw_version: 6
last_attempt_status: 1
last_attempt_version: 5
lowest_supported_fw_ver: 0
```

1.3.3 Linux distros tests

Debian install and boot preparation

There is a known issue in the [Shim 15.7](#) provided with the Debian installer image (see below). This bug causes a fatal error when attempting to boot media installer for Debian, and it resets the platform before installation starts. A patch to be applied to the Corstone-1000 stack (only applicable when installing Debian) is provided to [Skip the Shim](#). This patch makes U-Boot automatically bypass the Shim and run grub and allows the user to proceed with a normal installation. If at the moment of reading this document the problem is solved in the Shim, the user is encouraged to try the corresponding new installer image. Otherwise, please apply the patch as indicated by the instructions listed below. These instructions assume that the user has already built the stack by following the build steps of this documentation.

```
cd <_workspace>
git clone https://git.gitlab.arm.com/arm-reference-solutions/systemready-patch.git -b
↳CORSTONE1000-2024.06
cp -f systemready-patch/embedded-a/corstone1000/shim/0001-arm-bsp-u-boot-corstone1000-
↳Skip-the-shim-by-booting.patch meta-arm
cd meta-arm
git am 0001-arm-bsp-u-boot-corstone1000-Skip-the-shim-by-booting.patch
cd ..
```

On FPGA

```
kas shell meta-arm/kas/corstone1000-mps3.yml:meta-arm/ci/debug.yml -c="bitbake u-boot
↳trusted-firmware-a corstone1000-flash-firmware-image -c cleansstate; bitbake
↳corstone1000-flash-firmware-image"
```

On FVP

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c="bitbake u-boot_
↳trusted-firmware-a corstone1000-flash-firmware-image -c cleansstate; bitbake_
↳corstone1000-flash-firmware-image"
```

On FPGA, please update the cs1000.bin on the SD card with the newly generated wic file.

NOTE: Skip the shim patch only applies to Debian installation. The user should remove the patch from meta-arm before running the software to boot OpenSUSE or executing any other tests in this user guide. You can make sure of removing the skip the shim patch by executing the steps below.

```
cd <_workspace>/meta-arm
git reset --hard HEAD~1
cd ..
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c="bitbake u-boot -c_
↳cleanall; bitbake trusted-firmware-a -c cleanall; bitbake corstone1000-flash-firmware-
↳image -c cleanall; bitbake corstone1000-flash-firmware-image"
```

Preparing the Installation Media

Download one of following Linux distro images:

- Debian installer image
- OpenSUSE Tumbleweed installer image (Tested on: openSUSE-Tumbleweed-DVD-aarch64-Snapshot20240516-Media.iso)

NOTE: For OpenSUSE Tumbleweed, the user should look for a DVD Snapshot like openSUSE-Tumbleweed-DVD-aarch64-Snapshot<date>-Media.iso

FPGA

To test Linux distro install and boot on FPGA, the user should prepare two empty USB sticks (minimum size should be 4GB and formatted with FAT32).

The downloaded iso file needs to be flashed to your USB drive. This can be done with your development machine.

In the example given below, we assume the USB device is /dev/sdb (the user should use the *lsblk* command to confirm).

NOTE: Please don't confuse your host machine own hard drive with the USB drive. Then, copy the contents of the iso file into the first USB stick by running the following command in the development machine:

```
sudo dd if=<path-to-iso_file> of=/dev/sdb iflag=direct oflag=direct status=progress_
↳bs=1M; sync;
```

FVP

To test Linux distro install and boot on FVP, the user should prepare an mmc image. With a minimum size of 8GB formatted with gpt.

```
#Generating os_file
dd if=/dev/zero of=<_workspace>/os_file.img bs=1 count=0 seek=10G; sync;
parted -s os_file.img mklabel gpt
```

Debian/openSUSE install

FPGA

Unplug the first USB stick from the development machine and connect it to the MSP3 board. At this moment, only the first USB stick should be connected. Open the following picocom sessions in your development machine:

```
sudo picocom -b 115200 /dev/ttyUSB0 # in one terminal
sudo picocom -b 115200 /dev/ttyUSB2 # in another terminal.
```

When the installation screen is visible in ttyUSB2, plug in the second USB stick in the MPS3 and start the distro installation process. If the installer does not start, please try to reboot the board with both USB sticks connected and repeat the process.

NOTE: Due to the performance limitation of Corstone-1000 MPS3 FPGA, the distro installation process can take up to 24 hours to complete.

FVP

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c "../meta-arm/
↳scripts/runfvp --terminals=xterm -- -C board.msdc_mmc.p_mmc_file=<_workspace>/os_file.
↳img -C board.msdc_mmc_2.p_mmc_file=<path-to-iso_file>"
```

The installer should now start. The OS will be installed on 'os_file.img'.

Debian install clarifications

As the installation process for Debian is different than the one for openSUSE, Debian may need some extra steps, that are indicated below:

During Debian installation, please answer the following question:

- “Force grub installation to the EFI removable media path?” Yes
- “Update NVRAM variables to automatically boot into Debian?” No

If the grub installation fails, these are the steps to follow on the subsequent popups:

1. Select “Continue”, then “Continue” again on the next popup
2. Scroll down and select “Execute a shell”
3. Select “Continue”
4. Enter the following command:

```
in-target grub-install --no-nvram --force-extra-removable
```

5. Enter the following command:

```
in-target update-grub
```

6. Enter the following command:

```
exit
```

7. Select “Continue without boot loader”, then select “Continue” on the next popup

8. At this stage, the installation should proceed as normal.

Debian/openSUSE boot after installation

FPGA

Once the installation is complete, unplug the first USB stick and reboot the board. The board will then enter recovery mode, from which the user can access a shell after entering the password for the root user.

FVP

The platform should automatically boot into the installed OS image.

To cold boot:

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c "../meta-
↳arm/scripts/runfvp --terminals=xterm -- -C board.msd_mmc.p_mmc_file=<_
↳workspace>/os_file.img"
```

The board will then enter recovery mode, from which the user can access a shell after entering the password for the root user.

NOTE: To manually enter recovery mode, once the FVP begins booting, you can quickly change the boot option in grub, to boot into recovery mode. This option will disappear quickly, so it’s best to preempt it.

Select ‘Advanced Options for ‘<OS>’ and then ‘<OS> (recovery mode)’.

Common

Proceed to edit the following files accordingly:

```
#Only applicable to Debian
vi /etc/systemd/system.conf
DefaultDeviceTimeoutSec=infinity
```

```
#Only applicable to openSUSE
vi /usr/lib/systemd/system.conf
DefaultDeviceTimeoutSec=infinity
```

The system.conf has been moved **from** /etc/systemd/ to /usr/lib/systemd/ **and** directly.

(continues on next page)

(continued from previous page)

```

↪ modifying
the /usr/lib/systemd/system.conf is not working and it is getting overridden. We have to
↪ create
drop ins system configurations in /etc/systemd/system.conf.d/ directory. So, copy the
/usr/lib/systemd/system.conf to /etc/systemd/system.conf.d/ directory after the
↪ mentioned modifications.

```

The file to be edited next is different depending on the installed distro:

```

vi /etc/login.defs # Only applicable to Debian
vi /usr/etc/login.defs # Only applicable to openSUSE
LOGIN_TIMEOUT 180

```

To make sure the changes are applied, please run:

```
systemctl daemon-reload
```

After applying the previous commands, please reboot the board or restart the runfvp command.

The user should see a login prompt after booting, for example, for debian:

```
debian login:
```

Login with the username root and its corresponding password (already set at installation time).

NOTE: Debian/OpenSUSE Timeouts are not applicable for all systems. Some systems are faster than the others (especially when running the FVP) and works well with default timeouts. If the system boots to Debian or OpenSUSE unmodified, the user can skip this section.

1.3.4 PSA API tests

Run PSA API test commands (applicable to both FPGA and FVP)

When running PSA API test commands (aka PSA Arch Tests) on MPS3 FPGA, the user should make sure there is no USB stick connected to the board. Power on the board and boot the board to Linux. Then, the user should follow the steps below to run the tests.

When running the tests on the Corstone-1000 FVP, the user should follow the instructions in *Running the software on FVP* section to boot Linux in FVP host_terminal_0, and login using the username root.

First, load FF-A TEE kernel module:

```
insmod /lib/modules/*-yocto-standard/updates/arm-tstee.ko
```

Then, check whether the FF-A TEE driver is loaded correctly by using the following command:

```
cat /proc/modules | grep arm_tstee
```

The output should be similar to:

```
arm_tstee 16384 - - Live 0xffffffffc000510000 (0)
```

Now, run the PSA API tests in the following order:


```
psa-iat-api-test
psa-crypto-api-test
psa-its-api-test
psa-ps-api-test
```

1.3.5 UEFI Secureboot (SB) test

Before running the SB test, the user should make sure that the *FVP and FPGA software has been compiled and the ESP image for both the FVP and FPGA has been created* as mentioned in the previous sections and user should use the same workspace directory under which sources have been compiled. The SB test is applicable on both the FVP and the FPGA and this involves testing both the signed and unsigned kernel images. Successful test results in executing the signed image correctly and not allowing the unsigned image to run at all.

Below steps are applicable to FVP as well as FPGA

Firstly, the flash firmware image has to be built for both the FVP and FPGA as follows:

For FVP,

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c bitbake -c build_
↪corstone1000-flash-firmware-image"
```

For FPGA,

```
kas shell meta-arm/kas/corstone1000-mps3.yml:meta-arm/ci/debug.yml -c bitbake -c build_
↪corstone1000-flash-firmware-image"
```

In order to test SB for FVP and FPGA, a bash script is available in the systemready-patch repo which is responsible in creating the relevant keys, sign the respective kernel images, and copy the same in their corresponding ESP images.

Clone the systemready-patch repo under <_workspace>. Then, change directory to where the script *create_keys_and_sign.sh* is and execute the script as follows:

```
git clone https://git.gitlab.arm.com/arm-reference-solutions/systemready-patch.git -b_
↪CORSTONE1000-2024.06
cd systemready-patch/embedded-a/corstone1000/secureboot/
```

NOTE: The efitools package is required to execute the script. Install the efitools package on your system, if it doesn't exist.

The script is responsible to create the required UEFI secureboot keys, sign the kernel images and copy the public keys and the kernel images (both signed and unsigned) to the ESP image for both the FVP and FPGA.

```
./create_keys_and_sign.sh -w <Absolute path to <workdir> directory under which sources_
↪have been compiled> -v <certification validity in days>
For ex: ./create_keys_and_sign.sh -w "/home/xyz/workspace/meta-arm" -v 365
For help: ./create_keys_and_sign.sh -h
```

NOTE: The above script is interactive and contains some commands that would require sudo password/permissions.

After executing the above script, the relevant keys and the signed/unsigned kernel images will be copied to the ESP images for both the FVP and FGPA. The modified ESP images can be found at the same location i.e.

```
For MPS3 FPGA : _workspace/meta-arm/build/tmp/deploy/images/corstone1000-mps3/
↳corstone1000-esp-image-corstone1000-mps3.wic
For FVP      : _workspace/meta-arm/build/tmp/deploy/images/corstone1000-fvp/
↳corstone1000-esp-image-corstone1000-fvp.wic
```

Now, it is time to test the SB for the Corstone-1000

Steps to test SB on FVP

Now, as mentioned in the previous section **Prepare EFI System Partition**, the ESP image will be used automatically in the Corstone-1000 FVP as the 2nd MMC card image. Change directory to your workspace and run the FVP as follows:

```
kas shell meta-arm/kas/corstone1000-fvp.yml:meta-arm/ci/debug.yml -c "../meta-arm/
↳scripts/runfvp --terminals=xterm"
```

When the script is executed, three terminal instances will be launched, one for the boot processor (aka Secure Enclave) processing element and two for the Host processing element. On the host side, stop the execution at the U-Boot prompt which looks like *corstone1000#*. There is a timeout of 3 seconds to stop the execution at the U-Boot prompt. At the U-Boot prompt, run the following commands:

Set the current mmc device

```
corstone1000# mmc dev 1
```

Enroll the four UEFI Secureboot authenticated variables

```
corstone1000# load mmc 1:1 ${loadaddr} corstone1000_secureboot_keys/PK.auth && setenv -e
↳-nv -bs -rt -at -i ${loadaddr}:${filesize} PK
corstone1000# load mmc 1:1 ${loadaddr} corstone1000_secureboot_keys/KEK.auth && setenv -
↳e -nv -bs -rt -at -i ${loadaddr}:${filesize} KEK
corstone1000# load mmc 1:1 ${loadaddr} corstone1000_secureboot_keys/db.auth && setenv -e
↳-nv -bs -rt -at -i ${loadaddr}:${filesize} db
corstone1000# load mmc 1:1 ${loadaddr} corstone1000_secureboot_keys/dbx.auth && setenv -
↳e -nv -bs -rt -at -i ${loadaddr}:${filesize} dbx
```

Now, load the unsigned FVP kernel image and execute it. This unsigned kernel image should not boot and result as follows

```
corstone1000# load mmc 1:1 ${loadaddr} corstone1000_secureboot_fvp_images/Image_fvp
corstone1000# loadm $loadaddr $kernel_addr_r $filesize
corstone1000# bootefi $kernel_addr_r $fdtcontroladdr
```

```
Booting /MemoryMapped(0x0,0x88200000,0x236aa00)
Image not authenticated
Loading image failed
```

The next step is to verify the signed linux kernel image. Load the signed kernel image and execute it as follows:

```
corstone1000# load mmc 1:1 ${loadaddr} corstone1000_secureboot_fvp_images/Image_fvp.
↳signed
corstone1000# loadm $loadaddr $kernel_addr_r $filesize
corstone1000# bootefi $kernel_addr_r $fdtcontroladdr
```

The above set of commands should result in booting of signed linux kernel image successfully.

Steps to test SB on MPS3 FPGA

Now, as mentioned in the previous section **Prepare EFI System Partition**, the ESP image for MPS3 FPGA needs to be copied to the USB drive. Follow the steps mentioned in the same section for MPS3 FPGA to prepare the USB drive with the ESP image. The modified ESP image corresponds to MPS3 FPGA can be found at the location as mentioned before i.e. `_workspace/meta-arm/build/tmp/deploy/images/corstone1000-mps3/corstone1000-esp-image-corstone1000-mps3.wic`. Insert this USB drive to the MPS3 FPGA and boot, and stop the execution at the U-Boot prompt similar to the FVP. At the U-Boot prompt, run the following commands:

Reset the USB

```
corstone1000# usb reset
resetting USB...
Bus usb@40200000: isp1763 bus width: 16, oc: not available
USB ISP 1763 HW rev. 32 started
scanning bus usb@40200000 for devices... port 1 high speed
3 USB Device(s) found
    scanning usb for storage devices... 1 Storage Device(s) found
```

NOTE: Sometimes, the usb reset doesn't recognize the USB device. It is recommended to rerun the usb reset command.

Set the current USB device

```
corstone1000# usb dev 0
```

Enroll the four UEFI Secureboot authenticated variables

```
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_keys/PK.auth && setenv -e -nv_
↪-bs -rt -at -i $loadaddr:$filesize PK
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_keys/KEK.auth && setenv -e -
↪nv -bs -rt -at -i $loadaddr:$filesize KEK
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_keys/db.auth && setenv -e -nv_
↪-bs -rt -at -i $loadaddr:$filesize db
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_keys/dbx.auth && setenv -e -
↪nv -bs -rt -at -i $loadaddr:$filesize dbx
```

Now, load the unsigned MPS3 FPGA linux kernel image and execute it. This unsigned kernel image should not boot and result as follows

```
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_mps3_images/Image_mps3
corstone1000# loadm $loadaddr $kernel_addr_r $filesize
corstone1000# bootefi $kernel_addr_r $fdtcontroladdr

Booting /MemoryMapped(0x0,0x88200000,0x236aa00)
Image not authenticated
Loading image failed
```

The next step is to verify the signed linux kernel image. Load the signed kernel image and execute it as follows:

```
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_mps3_images/Image_mps3.signed
corstone1000# loadm $loadaddr $kernel_addr_r $filesize
corstone1000# bootefi $kernel_addr_r $fdtcontroladdr
```

The above set of commands should result in booting of signed linux kernel image successfully.

Steps to disable Secureboot on both FVP and MPS3 FPGA

Now, after testing the SB, UEFI authenticated variables get stored in the secure flash. When you try to reboot, the U-Boot will automatically read the UEFI authenticated variables and authenticates the images before executing them. In normal booting scenario, the linux kernel images will not be signed and hence this will not allow the system to boot, as image authentication will fail. We need to delete the Platform Key (one of the UEFI authenticated variable for SB) in order to disable the SB. At the U-Boot prompt, run the following commands.

On the FVP

```
corstone1000# mmc dev 1
corstone1000# load mmc 1:1 $loadaddr corstone1000_secureboot_keys/PK_delete.auth &&
↪setenv -e -nv -bs -rt -at -i $loadaddr:$filesize PK
corstone1000# boot
```

On the MPS3 FPGA

```
corstone1000# usb reset
corstone1000# usb dev 0
corstone1000# load usb 0 $loadaddr corstone1000_secureboot_keys/PK_delete.auth && setenv ↪
↪-e -nv -bs -rt -at -i $loadaddr:$filesize PK
corstone1000# boot
```

The above commands will delete the Platform key (PK) and allow the normal system boot flow without SB.

1.3.6 Testing the External System

During Linux boot the remoteproc subsystem automatically starts the external system.

The external system can be switched on/off on demand with the following commands:

```
echo stop > /sys/class/remoteproc/remoteproc0/state
```

```
echo start > /sys/class/remoteproc/remoteproc0/state
```

1.3.7 Tests results

As a reference for the end user, reports for various tests for [Corstone-1000 software \(CORSTONE1000-2024.06\)](#) can be found [here](#).

Copyright (c) 2022-2024, Arm Limited. All rights reserved.

1.4 Release notes

1.4.1 Disclaimer

You expressly assume all liabilities and risks relating to your use or operation of Your Software and Your Hardware designed or modified using the Arm Tools, including without limitation, Your software or Your Hardware designed or intended for safety-critical applications. Should Your Software or Your Hardware prove defective, you assume the entire cost of all necessary servicing, repair or correction.

1.4.2 Release notes - 2024.06

Known Issues or Limitations

- Use Ethernet over VirtIO due to lan91c111 Ethernet driver support dropped from U-Boot.
- Due to the performance uplimit of MPS3 FPGA and FVP, some Linux distros like Fedora Rawhide can not boot on Corstone-1000 (i.e. user may experience timeouts or boot hang).
- Corstone-1000 SoC on FVP doesn't have a secure debug peripheral. It does on the MPS3.
- See previous release notes for the known limitations regarding ACS tests.

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v2 <https://developer.arm.com/downloads/-/download-fpga-images>
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.23_25 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

1.4.3 Release notes - 2023.11

Known Issues or Limitations

- Use Ethernet over VirtIO due to lan91c111 Ethernet driver support dropped from U-Boot.
- Temporally removing the External system support in Linux due to it using multiple custom devicetree bindings that caused problems with SystemReady IR 2.0 certification. For External system support please refer to the version 2023.06. We are aiming to restore it in a more standardised manner in our next release.
- Due to the performance uplimit of MPS3 FPGA and FVP, some Linux distros like Fedora Rawhide can not boot on Corstone-1000 (i.e. user may experience timeouts or boot hang).
- PSA Crypto tests (psa-crypto-api-test command) approximately take 30 minutes to complete for FVP and MPS3.
- Corstone-1000 SoC on FVP doesn't have a secure debug peripheral. It does on the MPS3.
- See previous release notes for the known limitations regarding ACS tests.

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v2 <https://developer.arm.com/downloads/-/download-fpga-images>
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.23_25 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

1.4.4 Release notes - 2023.06

Known Issues or Limitations

- FPGA supports Linux distro install and boot through installer. However, FVP only supports openSUSE raw image installation and boot.
- Due to the performance uplimit of MPS3 FPGA and FVP, some Linux distros like Fedora Rawhide can not boot on Corstone-1000 (i.e. user may experience timeouts or boot hang).
- PSA Crypto tests (psa-crypto-api-test command) take 30 minutes to complete for FVP and 1 hour for MPS3.
- Corstone-1000 SoC on FVP doesn't have a secure debug peripheral. It does on the MPS3 .
- The following limitations listed in the previous release are still applicable:
 - UEFI Compliant - Boot from network protocols must be implemented – FAILURE
 - Known limitations regarding ACS tests - see previous release's notes.

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v2 <https://developer.arm.com/downloads/-/download-fpga-images>
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.19_21 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

1.4.5 Release notes - 2022.11.23

Known Issues or Limitations

- The external-system can not be reset individually on (or using) AN550_v1 FPGA release. However, the system-wide reset still applies to the external-system.
- FPGA supports Linux distro install and boot through installer. However, FVP only supports openSUSE raw image installation and boot.
- Due to the performance uplimit of MPS3 FPGA and FVP, some Linux distros like Fedora Rawhide can not boot on Corstone-1000 (i.e. user may experience timeouts or boot hang).
- Below SCT FAILURE is a known issues in the FVP: UEFI Compliant - Boot from network protocols must be implemented – FAILURE
- Below SCT FAILURE is a known issue when a terminal emulator (in the system where the user connects to serial ports) does not support 80x25 or 80x50 mode: EFI_SIMPLE_TEXT_OUT_PROTOCOL.SetMode - SetMode() with valid mode – FAILURE
- Known limitations regarding ACS tests: The behavior after running ACS tests on FVP is not consistent. Both behaviors are expected and are valid; The system might boot till the Linux prompt. Or, the system might wait after finishing the ACS tests. In both cases, the system executes the entire test suite and writes the results as stated in the user guide.

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v1 <https://developer.arm.com/downloads/-/download-fpga-images>
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.19_21 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

1.4.6 Release notes - 2022.04.04

Known Issues or Limitations

- FPGA support Linux distro install and boot through installer. However, FVP only support openSUSE raw image installation and boot.
- Due to the performance uplimit of MPS3 FPGA and FVP, some Linux distros like Fedora Rawhide cannot boot on Corstone-1000 (i.e. user may experience timeouts or boot hang).
- Below SCT FAILURE is a known issues in the FVP: UEFI Compliant - Boot from network protocols must be implemented – FAILURE

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v1
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.17_23 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

1.4.7 Release notes - 2022.02.25

Known Issues or Limitations

- The following tests only work on Corstone-1000 FPGA: ACS tests (SCT, FWTS, BSA), manual capsule update test, Linux distro install and boot.

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v1
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.17_23 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

Release notes - 2022.02.21

Known Issues or Limitations

- The following tests only work on Corstone-1000 FPGA: ACS tests (SCT, FWTS, BSA), manual capsule update test, Linux distro install and boot, psa-arch-test.

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v1
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.16.21 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

Release notes - 2022.01.18

Known Issues or Limitations

- Before running each SystemReady-IR tests: ACS tests (SCT, FWTS, BSA), manual capsule update test, Linux distro install and boot, etc., the SecureEnclave flash must be cleaned. See user-guide “Clean Secure Flash Before Testing” section.

Release notes - 2021.12.15

Software Features

The following components are present in the release:

- Yocto version Honister
- Linux kernel version 5.10
- U-Boot 2021.07
- OP-TEE version 3.14
- Trusted Firmware-A 2.5
- Trusted Firmware-M 1.5
- OpenAMP 347397decaa43372fc4d00f965640ebde042966d
- Trusted Services a365a04f937b9b76ebb2e0eeade226f208cbc0d2

Platform Support

- This software release is tested on Corstone-1000 FPGA version AN550_v1
- This software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.16.21 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

Known Issues or Limitations

- The following tests only work on Corstone-1000 FPGA: ACS tests (SCT, FWTS, BSA), manual capsule update test, Linux distro install and boot, and psa-arch-tests.
- Only the manual capsule update from UEFI shell is supported on FPGA.
- Due to flash size limitation and to support A/B banks, the wic image provided by the user should be smaller than 15MB.
- The failures in PSA Arch Crypto Test are known limitations with crypto library. It requires further investigation. The user can refer to [PSA Arch Crypto Test Failure Analysis In TF-M V1.5 Release](#) for the reason for each failing test.

Release notes - 2021.10.29

Software Features

This initial release of Corstone-1000 supports booting Linux on the Cortex-A35 and TF-M/MCUBOOT in the Secure Enclave. The following components are present in the release:

- Linux kernel version 5.10
- U-Boot 2021.07
- OP-TEE version 3.14
- Trusted Firmware-A 2.5
- Trusted Firmware-M 1.4

Platform Support

- This Software release is tested on Corstone-1000 Fast Model platform (FVP) version 11.16.21 <https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps>

Known Issues or Limitations

- No software support for external system(Cortex M3)
- No communication established between A35 and M0+
- Very basic functionality of booting Secure Enclave, Trusted Firmware-A , OP-TEE , u-boot and Linux are performed

Support

For technical support email: support-subsystem-iot@arm.com

For all security issues, contact Arm by email at psirt@arm.com.

Copyright (c) 2022-2023, Arm Limited. All rights reserved.

1.5 Change Log

This document contains a summary of the new features, changes and fixes in each release of Corstone-1000 software stack.

1.5.1 Version 2024.06

Changes

- Re-enabling support for the External System using linux remoteproc (only supporting switching on and off the External System)
- UEFI Secure Boot and Authenticated Variable support
- RSE Comms replaces OpenAMP
- The EFI System partition image is now created by the meta-arm build system. This image is mounted on the second MMC card by default in the FVP.
- The capsule generation script is now part of the meta-arm build system. Corstone1000-flash-firmware-image recipe generates a capsule binary using the U-Boot capsule generation tool that includes all the firmware binaries and recovery kernel image.
- SW components upgrades
- Bug fixes

Corstone-1000 components versions

arm-tstee	2.0.0
linux-yocto	6.6.23
u-boot	2023.07.02
external-system	0.1.0
optee-client	4.1.0
optee-os	4.1.0
trusted-firmware-a	2.10.4
trusted-firmware-m	2.0.0
libts	602be60719
ts-newlib	4.1.0
ts-psa-{crypto, iat, its, ps}-api-test	602be60719
ts-sp-{se-proxy, smm-gateway}	602be60719

Yocto distribution components versions

meta-arm	scarthgap
poky	scarthgap
meta-openembedded	scarthgap
meta-secure-core	scarthgap
busybox	1.36.1
musl	1.2.4
gcc-arm-none-eabi	13.2.Rel1
gcc-cross-aarch64	13.2.0
openssl	3.2.1

1.5.2 Version 2023.11

Changes

- Making Corstone-1000 SystemReady IR 2.0 certifiable
- Allow booting Debian & OpenSUSE on FVP
- Add support for two MMC cards for the FVP
- Add signed capsule update support
- Enable on-disk capsule update
- Add the feature of purging specific DT nodes in U-Boot before Linux
- Add Ethernet over VirtIO support in U-Boot
- Add support for unaligned MMC card images
- Reducing the out-of-tree patches by upstreaming them to the corresponding open-source projects
- SW components upgrades
- Bug fixes

Corstone-1000 components versions

arm-ffa-tee	1.1.2-r0
linux-yocto	6.5.7
u-boot	2023.07
external-system	0.1.0+gitAUTOINC+8c9dca74b1-r0
optee-client	3.22.0
optee-os	3.22.0
trusted-firmware-a	2.9.0
trusted-firmware-m	1.8.1
libts	08b3d39471
ts-newlib	4.1.0
ts-psa-{crypto, iat, its, ps}-api-test	38cb53a4d9
ts-sp-{se-proxy, smm-gateway}	08b3d39471

Yocto distribution components versions

meta-arm	nanbielid
poky	nanbielid
meta-openembedded	nanbielid
meta-secure-core	nanbielid
busybox	1.36.1
musl	1.2.4
gcc-arm-none-eabi	11.2-2022.02
gcc-cross-aarch64	13.2.0
openssl	3.1.3

1.5.3 Version 2023.06

Changes

- GPT support (in TF-M, TF-A, U-boot)
- Use TF-M BL1 code as the ROM code instead of MCUboot (the next stage bootloader BL2 remains to be MCU-boot)
- Secure Enclave uses CC312 OTP as the provisioning backend in FVP and FPGA
- NVMMXIP block storage support in U-Boot
- Upgrading the SW stack recipes
- Upgrades for the U-Boot FF-A driver and MM communication

Corstone-1000 components versions

arm-ffa-tee	1.1.2-r0
arm-ffa-user	5.0.1-r0
corstone1000-external-sys-tests	1.0+gitAUTOINC+2945cd92f7-r0
external-system	0.1.0+gitAUTOINC+8c9dca74b1-r0
linux-yocto	6.1.25+gitAUTOINC+36901b5b29_581dc1aa2f-r0
u-boot	2023.01-r0
optee-client	3.18.0-r0
optee-os	3.20.0-r0
trusted-firmware-a	2.8.0-r0
trusted-firmware-m	1.7.0-r0
ts-newlib	4.1.0-r0
ts-psa-{crypto, iat, its, ps}-api-test	38cb53a4d9
ts-sp-{se-proxy, smm-gateway}	08b3d39471

Yocto distribution components versions

meta-arm	mickledore
poky	mickledore
meta-openembedded	mickledore
busybox	1.36.0-r0
musl	1.2.3+gitAUTOINC+7d756e1c04-r0
gcc-arm-none-eabi-native	11.2-2022.02
gcc-cross-aarch64	12.2.rel1-r0
openssl	3.1.0-r0

1.5.4 Version 2022.11.23

Changes

- Booting the External System (Cortex-M3) with RTX RTOS
- Adding MHU communication between the HOST (Cortex-A35) and the External System
- Adding a Linux application to test the External System
- Adding ESRT (EFI System Resource Table) support
- Upgrading the SW stack recipes
- Upgrades for the U-Boot FF-A driver and MM communication

Corstone-1000 components versions

arm-ffa-tee	1.1.1
arm-ffa-user	5.0.0
corstone1000-external-sys-tests	1.0
external-system	0.1.0
linux-yocto	5.19
u-boot	2022.07
optee-client	3.18.0
optee-os	3.18.0
trusted-firmware-a	2.7.0
trusted-firmware-m	1.6.0
ts-newlib	4.1.0
ts-psa-{crypto, iat, its, ps}-api-test	451aa087a4
ts-sp-{se-proxy, smm-gateway}	3d4956770f

Yocto distribution components versions

meta-arm	langdale
poky	langdale
meta-openembedded	langdale
busybox	1.35.0
musl	1.2.3+git37e18b7bf3
gcc-arm-none-eabi-native	11.2-2022.02
gcc-cross-aarch64	12.2
openssl	3.0.5

1.5.5 Version 2022.04.04

Changes

- Linux distro openSUSE, raw image installation and boot in the FVP.
- SCT test support in FVP.
- Manual capsule update support in FVP.

1.5.6 Version 2022.02.25

Changes

- Building and running psa-arch-tests on Corstone-1000 FVP
- Enabled smm-gateway partition in Trusted Service on Corstone-1000 FVP
- Enabled MHU driver in Trusted Service on Corstone-1000 FVP
- Enabled OpenAMP support in SE proxy SP on Corstone-1000 FVP

1.5.7 Version 2022.02.21

Changes

- psa-arch-tests: recipe is dropped and merged into the secure-partitons recipe.
- psa-arch-tests: The tests are align with latest tfm version for psa-crypto-api suite.

1.5.8 Version 2022.01.18

Changes

- psa-arch-tests: change master to main for psa-arch-tests
- U-Boot: fix null pointer exception for get_image_info
- TF-M: fix capsule instability issue for Corstone-1000

1.5.9 Version 2022.01.07

Changes

- Corstone-1000: fix SystemReady-IR ACS test (SCT, FWTS) failures.
- U-Boot: send bootcomplete event to secure enclave.
- U-Boot: support populating Corstone-1000 image_info to ESRT table.
- U-Boot: add ethernet device and enable configs to support bootfromnetwork SCT.

1.5.10 Version 2021.12.15

Changes

- Enabling Corstone-1000 FPGA support on: - Linux 5.10 - OP-TEE 3.14 - Trusted Firmware-A 2.5 - Trusted Firmware-M 1.5
- Building and running psa-arch-tests
- Adding openamp support in SE proxy SP
- OP-TEE: adding smm-gateway partition
- U-Boot: introducing Arm FF-A and MM support

1.5.11 Version 2021.10.29

Changes

- Enabling Corstone-1000 FVP support on: - Linux 5.10 - OP-TEE 3.14 - Trusted Firmware-A 2.5 - Trusted Firmware-M 1.4
 - Linux kernel: enabling EFI, adding FF-A debugfs driver, integrating ARM_FFA_TRANSPORT.
 - U-Boot: Extending EFI support
 - python3-imgtool: adding recipe for Trusted-firmware-m
 - python3-imgtool: adding the Yocto recipe used in signing host images (based on MCUBOOT format)
-

Copyright (c) 2022-2024, Arm Limited. All rights reserved.